ChipFind - документация

Электронный компонент: HT95C20P

Скачать:  PDF   ZIP

Document Outline

HT95CXXX
CID Type Phone 8-Bit MCU
Rev. 1.50
1
May 26, 2005
Features
Provide MASK type and OTP type version
Operating voltage range:
-
FSK: 3.0V~5.5V
-
Others: 2.4V~5.5V
Program ROM
-
HT95C400/40P: 16K
16 bits
-
HT95C300/30P: 8K
16 bits
-
HT95C200/20P: 8K
16 bits
Data RAM
-
HT95C400/40P: 2880
8 bits
-
HT95C300/30P: 2112
8 bits
-
HT95C200/20P: 1152
8 bits
Bidirectional I/O lines
-
HT95C400/40P: 40~28 I/O lines
-
HT95C300/30P: 28~16 I/O lines
-
HT95C200/20P: 28~20 I/O lines
16-bit table read instructions
Subroutine nesting
-
HT95C400/40P: 12 levels
-
HT95C300/30P: 8 levels
-
HT95C200/20P: 8 levels
Timer
-
Two 16-bit programmable Timer/Event Counter
-
Real time clock (RTC)
-
Watchdog Timer (WDT)
Programmable frequency divider (PFD)
Dual system clock: 32768Hz, 3.58MHz
Four operating modes: Idle mode, Sleep mode,
Green mode and Normal mode
Up to 1.117
ms instruction cycle with 3.58MHz system
clock
All instructions in one or two machine cycles
Built-in 3.58MHz DTMF Generator
Built-in FSK decoder:
-
Supports Bell 202 and V.23
-
Supports ring and line reversal detection
Built-in dialer I/O
Built-in low battery detector
LCD driver
-
LCD contrast can be adjusted by software or exter-
nal resistor
-
Support two LCD frame frequency 64Hz, 128Hz
-
Support 16 or 8 common driver pins
-
Some segments or commons can option to
bidirectional I/O lines
-
HT95C400/40P: 48 seg.
16 com.
-
HT95C300/30P: 48 seg.
16 com.
-
HT95C200/20P: 24 seg.
16 com.
128-pin QFP package
Applications
Deluxe Feature Phone
Caller ID Phone
Cordless Phone
Fax and answering machines
Other communication system
General Description
The HT95CXXX family MCU are 8-bit high performance
RISC-like microcontrollers with built-in DTMF generator,
FSK decoder and dialer I/O which provide MCU dialer
implementation or system control features for telecom
product applications. The phone controller has a built-in
program ROM, data RAM, LCD driver and I/O lines for
high end products design. In addition, for power man-
agement purpose, it has a built-in frequency up conver-
sion circuit (32768Hz to 3.58MHz) which provides dual
system clock and four types of operation modes. For ex-
ample, it can operate with low speed system clock rate
of 32768Hz in green mode with little power consump-
tion. It can also operate with high speed system clock
rate of 3.58MHz in normal mode for high performance
operation. To ensure smooth dialer function and to
avoid MCU shut-down in extreme low voltage situation,
the dialer I/O circuit is built-in to generate hardware di-
aler signals such as on-hook, hold-line and hand-free.
Built-in real time clock and programmable frequency di-
vider are provided for additional fancy features in prod-
uct developments. The device is best suited for feature
phone products that comply with versatile dialer specifi-
cation requirements of different areas or countries.
Selection Table
Part No.
Operating
Voltage
Program
Memory
Data
Memory
Normal
I/O
Dialer
I/O
LCD
Timer
Stack
External
Interrupt
DTMF
Generator
FSK
Receiver
Package
HT95A100
HT95A10P
2.4V~5.5V
4K
16
384
8
20
6
16-bit
2
4
3
28SOP
HT95A200
HT95A20P
2.4V~5.5V
4K
16
1152
8
28
8
16-bit
2
8
4
48SSOP
HT95A300
HT95A30P
2.4V~5.5V
8K
16
2112
8
28
8
16-bit
2
8
4
48SSOP
HT95A400
HT95A40P
2.4V~5.5V
16K
16
2880
8
44
8
16-bit
2
12
4
64QFP
HT95L000
HT95L00P
2.4V~5.5V
4K
16
384
8
14~18
6
12
8~168
16-bit
2
4
3
56SSOP
HT95L100
HT95L10P
2.4V~5.5V
4K
16
1152
8
16~20
8
16
8~208
16-bit
2
8
4
64QFP
HT95L200
HT95L20P
2.4V~5.5V
8K
16
1152
8
20~28
8
24
8~2416
16-bit
2
8
4
100QFP
HT95L300
HT95L30P
2.4V~5.5V
8K
16
2112
8
16~28
8
36
16~4816 16-bit2
8
4
100QFP
HT95L400
HT95L40P
2.4V~5.5V
16K
16
2880
8
28~40
8
36
16~4816 16-bit2
12
4
128QFP
HT95C200
HT95C20P
2.4V~5.5V
8K
16
1152
8
20~28
8
24
8~2416
16-bit
2
8
4
128QFP
HT95C300
HT95C30P
2.4V~5.5V
8K
16
2112
8
16~28
8
36
16~4816 16-bit2
8
4
128QFP
HT95C400
HT95C40P
2.4V~5.5V
16K
16
2880
8
28~40
8
36
16~4816 16-bit2
12
4
128QFP
Note: Part numbers suffixed with
P are OTP devices, all others are mask version devices.
Block Diagram (HT95C400/40P)
HT95CXXX
Rev. 1.50
2
May 26, 2005
P r o g r a m
C o u n t e r
P r o g r a m
R O M
I n s t r u c t i o n
R e g i s t e r
I n s t r u c t i o n
D e c o d e r
T i m i n g
G e n e r a t o r
I N T C 1
I n t e r r u p t
C i r c u i t
M
U
X
M U X
D A T A
M e m o r y
A L U
S h i f t e r
S T A T U S
A C C
L C D D r i v e r
M P 1
M P 0
P o w e r D o w n
D e t e c t o r &
R e s e t C i r c u i t
I N T C 0
R T C
3 2 7 6 8 H z
O S C C i r c u i t
M
U
X
W D T S
W D T P r e s c a l e r
3 2 7 6 8 H z
S y s t e m C l o c k / 4
W D T O S C
T M R 1 C
T M R 1
M
U
X
3 2 7 6 8 H z
T M R 0 C
T M R 0
M
U
X
S y s t e m c l o c k / 4
I N T / T M R 1
T M R 0
R E S
X 1
X 2
X C
C O M 0 ~ C O M 1 5 S E G 0 ~ S E G 4 7 V L C D
P o w e r
S u p p l y
L o w
B a t t e r y
D e t e c t o r
L B I N
D i a l e r I / O
H F I
H F O
H D I
H D O
H K S
P O
D N P O
X M U T E
S T A C K 1 1
S T A C K 1 0
S T A C K 9
S T A C K 0
S T A C K 1
S T A C K 2
P A
P A C
P A 0 ~ P A 7
P B
P B C
P B 0 ~ P B 7
P D
P D C
P D 0 ~ P D 7
P E
P E C
P E 0 ~ P E 3
P F
P F C
P F 0 ~ P F 7
P G
P G C
P G 0 ~ P G 3
D T M F
G e n e r a t o r
F S K
D e c o d e r
D T M F
T I P
R I N G
R D E T 1
R T I M E
3 . 5 8 M H z
P F D
M U S I C
3 2 7 6 8 H z
o r 3 . 5 8 M H z / 4
V D D
V S S 2
V S S
V D D 2
Pin Assignment
HT95C400/40P
HT95CXXX
Rev. 1.50
3
May 26, 2005
1 2 6
1 2 7
H T 9 5 C 4 0 0 / 4 0 P
1 2 8 Q F P - A
4 1 4 2 4 3 4 4 4 5 4 6 4 7 4 8 4 9 5 0
4 0
5 1 5 2 5 3
1
2
3
4
5
6
7
8
9
1 0
1 1
1 2
1 3
1 4
1 5
1 6
1 7
1 8
1 9
2 0
2 1
2 2
2 3
2 4
2 5
2 6
2 7
2 8
2 9
3 0
3 1
3 2
3 3
3 4
3 5
3 6
3 7
3 8
1 2 8
P F 6
P F 5
P F 4
P F 3
P F 2
P F 1
P F 0
P A 7
P A 6
P A 5
P A 4
P A 3
P A 2
P A 1
P A 0
P B 7
P B 6
P B 5
P B 4
P B 3
P B 2
P B 1
P B 0
X M U T E
D N P O
P O
H K S
H D O
H D I
H F O
H F I
V S S
V D D
I N T / T M R 1
P G 3
P G 2
P G 1
P G 0
3 9
5 4 5 5 5 6 5 7 5 8 5 9 6 0 6 1 6 2 6 3 6 4
1 2 5
1 2 2
1 2 3
1 2 4
1 2 1 1 2 0 1 1 9 1 1 8 1 1 7 1 1 6 1 1 5 1 1 4 1 1 3 1 1 2 1 1 1 1 1 0 1 0 9 1 0 8 1 0 7 1 0 6 1 0 5 1 0 4 1 0 3
1 0 2
1 0 1
1 0 0
9 9
9 8
9 7
9 6
9 5
9 4
9 3
9 2
9 1
9 0
8 9
8 8
8 7
8 6
8 5
8 4
8 3
8 2
8 1
8 0
7 9
7 8
7 7
7 6
7 5
7 4
7 3
7 2
7 1
7 0
6 9
6 8
6 7
6 6
6 5
N C
N C
N C
N C
S E G 3
S E G 4
S E G 5
S E G 6
S E G 7
S E G 8
S E G 9
S E G 1 0
S E G 1 1
S E G 1 2
S E G 1 3
S E G 1 4
S E G 1 5
S E G 1 6
S E G 1 7
S E G 1 8
S E G 1 9
S E G 2 0
S E G 2 1
S E G 2 2
S E G 2 3
S E G 2 4
S E G 2 5
S E G 2 6
S E G 2 7
S E G 2 8
S E G 2 9
S E G 3 0
S E G 3 1
S E G 3 2
N C
N C
N C
N C
S
E
G
2
S
E
G
1
S
E
G
0
C
O
M
1
5
C
O
M
1
4
C
O
M
1
3
C
O
M
1
2
C
O
M
1
1
C
O
M
1
0
C
O
M
9
C
O
M
8
C
O
M
7
C
O
M
6
C
O
M
5
C
O
M
4
C
O
M
3
C
O
M
2
C
O
M
1
C
O
M
0
P
F
7
V
D
D
2
R
T
I
M
E
R
D
E
T
1
R
I
N
G
T
I
P
V
S
S
2
N
C
S
E
G
3
3
S
E
G
3
4
S
E
G
3
5
S
E
G
3
6
/
P
D
0
S
E
G
3
7
/
P
D
1
S
E
G
3
8
/
P
D
2
S
E
G
3
9
/
P
D
3
S
E
G
4
0
/
P
D
4
S
E
G
4
1
/
P
D
5
S
E
G
4
2
/
P
D
6
S
E
G
4
3
/
P
D
7
S
E
G
4
4
/
P
E
0
S
E
G
4
5
/
P
E
1
S
E
G
4
6
/
P
E
2
S
E
G
4
7
/
P
E
3
V
L
C
D
M
U
S
I
C
R
E
S
T
M
R
0
D
T
M
F
L
B
I
N
X
C
X
1
X
2
N
C
HT95C300/30P
HT95CXXX
Rev. 1.50
4
May 26, 2005
1 2 6
1 2 7
H T 9 5 C 3 0 0 / 3 0 P
1 2 8 Q F P - A
4 1 4 2 4 3 4 4 4 5 4 6 4 7 4 8 4 9 5 0
4 0
5 1 5 2 5 3
1
2
3
4
5
6
7
8
9
1 0
1 1
1 2
1 3
1 4
1 5
1 6
1 7
1 8
1 9
2 0
2 1
2 2
2 3
2 4
2 5
2 6
2 7
2 8
2 9
3 0
3 1
3 2
3 3
3 4
3 5
3 6
3 7
3 8
1 2 8
N C
N C
N C
N C
N C
N C
N C
P A 7
P A 6
P A 5
P A 4
P A 3
P A 2
P A 1
P A 0
P B 7
P B 6
P B 5
P B 4
P B 3
P B 2
P B 1
P B 0
X M U T E
D N P O
P O
H K S
H D O
H D I
H F O
H F I
V S S
V D D
I N T / T M R 1
N C
N C
N C
N C
3 9
5 4 5 5 5 6 5 7 5 8 5 9 6 0 6 1 6 2 6 3 6 4
1 2 5
1 2 2
1 2 3
1 2 4
1 2 1 1 2 0 1 1 9 1 1 8 1 1 7 1 1 6 1 1 5 1 1 4 1 1 3 1 1 2 1 1 1 1 1 0 1 0 9 1 0 8 1 0 7 1 0 6 1 0 5 1 0 4 1 0 3
1 0 2
1 0 1
1 0 0
9 9
9 8
9 7
9 6
9 5
9 4
9 3
9 2
9 1
9 0
8 9
8 8
8 7
8 6
8 5
8 4
8 3
8 2
8 1
8 0
7 9
7 8
7 7
7 6
7 5
7 4
7 3
7 2
7 1
7 0
6 9
6 8
6 7
6 6
6 5
N
C
S
E
G
3
3
S
E
G
3
4
S
E
G
3
5
S
E
G
3
6
/
P
D
0
S
E
G
3
7
/
P
D
1
S
E
G
3
8
/
P
D
2
S
E
G
3
9
/
P
D
3
S
E
G
4
0
/
P
D
4
S
E
G
4
1
/
P
D
5
S
E
G
4
2
/
P
D
6
S
E
G
4
3
/
P
D
7
S
E
G
4
4
/
P
E
0
S
E
G
4
5
/
P
E
1
S
E
G
4
6
/
P
E
2
S
E
G
4
7
/
P
E
3
V
L
C
D
M
U
S
I
C
R
E
S
T
M
R
0
D
T
M
F
L
B
I
N
X
C
X
1
X
2
N
C
N C
N C
N C
N C
S E G 3
S E G 4
S E G 5
S E G 6
S E G 7
S E G 8
S E G 9
S E G 1 0
S E G 1 1
S E G 1 2
S E G 1 3
S E G 1 4
S E G 1 5
S E G 1 6
S E G 1 7
S E G 1 8
S E G 1 9
S E G 2 0
S E G 2 1
S E G 2 2
S E G 2 3
S E G 2 4
S E G 2 5
S E G 2 6
S E G 2 7
S E G 2 8
S E G 2 9
S E G 3 0
S E G 3 1
S E G 3 2
N C
N C
N C
N C
S
E
G
2
S
E
G
1
S
E
G
0
C
O
M
1
5
C
O
M
1
4
C
O
M
1
3
C
O
M
1
2
C
O
M
1
1
C
O
M
1
0
C
O
M
9
C
O
M
8
C
O
M
7
C
O
M
6
C
O
M
5
C
O
M
4
C
O
M
3
C
O
M
2
C
O
M
1
C
O
M
0
N
C
V
D
D
2
R
T
I
M
E
R
D
E
T
1
R
I
N
G
T
I
P
V
S
S
2
HT95C200/20P
Pin Description
Pin Name
I/O
Description
CPU
VDD
Positive power supply
VDD2
Positive power supply for FSK decoder
VSS
Negative power supply, ground
VSS2
Negative power supply for FSK decoder, ground
X1
I
A 32768Hz crystal (or resonator) should be connected to this pin and X2.
X2
O
A 32768Hz crystal (or resonator) should be connected to this pin and X1.
XC
I
External low pass filter used for frequency up conversion circuit.
RES
I
Schmitt trigger reset input, active low.
INT/TMR1
I
Schmitt trigger input for external interrupt or Timer/Event Counter 1.
No internal pull-high resistor.
For INT: Edge trigger activated on a falling edge.
For TMR1: Activated on falling or rising transition edge, selected by software.
TMR0
I
Schmitt trigger input for Timer/Event Counter 0.
No internal pull-high resistor.
Activated on falling or rising transition edge, selected by software.
HT95CXXX
Rev. 1.50
5
May 26, 2005
1 2 6
1 2 7
H T 9 5 C 2 0 0 / 2 0 P
1 2 8 Q F P - A
N
C
N
C
N
C
N
C
S
E
G
1
6
S
E
G
1
7
S
E
G
1
8
S
E
G
1
9
S
E
G
2
0
S
E
G
2
1
S
E
G
2
2
S
E
G
2
3
P
E
0
P
E
1
P
E
2
P
E
3
V
L
C
D
M
U
S
I
C
R
E
S
T
M
R
0
D
T
M
F
L
B
I
N
X
C
X
1
X
2
N
C
4 1 4 2 4 3 4 4 4 5 4 6 4 7 4 8 4 9 5 0
4 0
5 1 5 2 5 3
1
2
3
4
5
6
7
8
9
1 0
1 1
1 2
1 3
1 4
1 5
1 6
1 7
1 8
1 9
2 0
2 1
2 2
2 3
2 4
2 5
2 6
2 7
2 8
2 9
3 0
3 1
3 2
3 3
3 4
3 5
3 6
3 7
3 8
1 2 8
N C
N C
N C
N C
N C
N C
N C
P A 7
P A 6
P A 5
P A 4
P A 3
P A 2
P A 1
P A 0
P B 7
P B 6
P B 5
P B 4
P B 3
P B 2
P B 1
P B 0
X M U T E
D N P O
P O
H K S
H D O
H D I
H F O
H F I
V S S
V D D
I N T / T M R 1
N C
N C
N C
N C
3 9
5 4 5 5 5 6 5 7 5 8 5 9 6 0 6 1 6 2 6 3 6 4
N C
N C
N C
N C
N C
N C
N C
N C
N C
N C
N C
N C
C O M 1 0
C O M 1 1
C O M 1 2
C O M 1 3
C O M 1 4
C O M 1 5
S E G 0
S E G 1
S E G 2
S E G 3
S E G 4
S E G 5
S E G 6
S E G 7
S E G 8
S E G 9
S E G 1 0
S E G 1 1
S E G 1 2
S E G 1 3
S E G 1 4
S E G 1 5
N C
N C
N C
N C
N
C
N
C
C
O
M
9
C
O
M
8
C
O
M
7
/
P
D
7
C
O
M
6
/
P
D
6
C
O
M
5
/
P
D
5
C
O
M
4
/
P
D
4
C
O
M
3
/
P
D
3
C
O
M
2
/
P
D
2
C
O
M
1
/
P
D
1
C
O
M
0
/
P
D
0
N
C
N
C
N
C
N
C
N
C
N
C
N
C
N
C
V
D
D
2
R
T
I
M
E
R
D
E
T
1
R
I
N
G
T
I
P
V
S
S
2
1 2 5
1 2 2
1 2 3
1 2 4
1 2 1 1 2 0 1 1 9 1 1 8 1 1 7 1 1 6 1 1 5 1 1 4 1 1 3 1 1 2 1 1 1 1 1 0 1 0 9 1 0 8 1 0 7 1 0 6 1 0 5 1 0 4 1 0 3
1 0 2
1 0 1
1 0 0
9 9
9 8
9 7
9 6
9 5
9 4
9 3
9 2
9 1
9 0
8 9
8 8
8 7
8 6
8 5
8 4
8 3
8 2
8 1
8 0
7 9
7 8
7 7
7 6
7 5
7 4
7 3
7 2
7 1
7 0
6 9
6 8
6 7
6 6
6 5